Archive for July, 2005

The TMC2246A

Posted in Video Filters on July 30th, 2005

TMC2246AX2 Description
Image Filter
TMC2246AX2 Vendor
Fairchild Semiconductor
TMC2246AX2 Categories
Video Filters

TMC2246AX2 Features
60 MHz computation rate
60 MHz data and coefficient input
Four 11 x 10-bit multipliers
Individual data and coefficient inputs
25-Bit accumulator
Fractional and integer two”s complement data formats
Input and output data latches with user-configurable enables
Selectable 16-bit rounded output
Internal 1/2 LSB rounding
Available in 120-pin CPGA, PPGA, or MQFP

TMC2246AX2 Description
The TMC2246A is a video-speed convolutional array composed of four 11 x 10 bit registered multipliers followed by a summer and an accumulator. All eight multiplier inputs are accessible to the user and may be updated every clock cycle with integer or fractional two”s complement data. A pipelined architecture, fully registered input and output ports, and asynchronous three-state output enable control simplify the design of complex systems.
Parameter Value
Product status Full Production
Pricing* $42.86
Package type MQFP
Leads 120
Packing method TRAY

ML6426X1

Posted in Video Filters on July 29th, 2005

ML6426X1 Description
High Bandwidth Triple Video Filters with Buffered Outputs for RGB or YUV
ML6426X1 Vendor
Fairchild Semiconductor
ML6426X1 Categories
Video Filters

ML6426X1 Features
5V ±10% operation
RGB/YUV filters for ATSC Digital Television VESA Standard
2:1 Mux Inputs for multiple RGB/YUV inputs
Triple Reconstruction Filter options for 6.7, 12, 24, 30, and 36MHz to handle various line rates
Multiple ML6426 outputs can be paralleled to drive RGB/YUV outputs at different frequencies for various line rates by means of Disable/Enable pin.
6dB drivers and sync tip clamps for DC restore
DC restore with minimal tilt
0.4% differential gain on all channels 0.4° differential phase on all channels 0.8% total harmonic distortion on all channels
2kV ESD protection

ML6426X1 Description
The ML6426 are a family of triple video filters with buffered outputs. There are several versions of the ML6426, each with different passband cut-off frequencies of 6.7MHz, 12MHz, 24MHz, 30MHz and 36MHz. Each channel contains a 4 th order Butterworth lowpass reconstruction video filter. The filter is optimized for minimum overshoot and flat group delay and guaranteed differential gain and phase at the outputs of the integrated cable drivers.
Parameter Value
Product status Full Production
Pricing* $3.26
Package type SOIC
Leads 16
Packing method RAIL

AD8075

Posted in Video Buffers on July 28th, 2005

AD8075 Description
500 MHz, G=+1 and +2 Triple Video Buffers with Disable
AD8075 Vendor
Analog Devices
AD8075 Categories
Video Buffers

AD8075 Features
Dual Supply ±5 V
High-Speed Fully Buffered Inputs and Outputs
600 MHz Bandwidth (–3 dB) 200 mV p-p
500 MHz Bandwidth (–3 dB) 2 V p-p
1600 V/µs Slew Rate, G = +1
1350 V/µs Slew Rate, G = +2
Fast Settling Time: 4 ns
Low Supply Current: <30 mA
High “OFF” Isolation of 90 dB @ 10 MHz
Fast Output Disable Feature
Excellent Video Specifications
(RL = 150 O):
Gain Flatness of 0.1 dB to 50 MHz
0.01% Differential Gain Error
0.01° Differential Phase Error
“All Hostile“ Crosstalk
–80 dB @ 10 MHz
–50 dB @ 100 MHz
Low Cost

AD8075 Datasheet and Application Notes
AD8074/AD8075: 500 MHz, G=+1 and +2 Triple Video Buffers with Disable Data Sheet

Parameter Value
Supply Voltage 9 to 11
Bandwidth 550MHz
Gain 6dB
Slew Rate 1.35kV/µs
Noise 22nV/rtHz
Vos 2.5mV
Bias Current 5µA
Supply Current 30mA
Temp Range -40 to +85 Deg C
Package SOP
Products related to AD8075
AD8075ARU AD8075-EVAL AD8074-EVAL AD8074ARU
AD8074

AD8075 AD8074

AD8074

Posted in Video Buffers on July 27th, 2005

AD8074 Description
500 MHz, G=+1 and +2 Triple Video Buffers with Disable
AD8074 Vendor
Analog Devices
AD8074 Categories
Video Buffers

AD8074 Features
Dual Supply ±5 V
High-Speed Fully Buffered Inputs and Outputs
600 MHz Bandwidth (–3 dB) 200 mV p-p
500 MHz Bandwidth (–3 dB) 2 V p-p
1600 V/µs Slew Rate, G = +1
1350 V/µs Slew Rate, G = +2
Fast Settling Time: 4 ns
Low Supply Current: <30 mA
High “OFF” Isolation of 90 dB @ 10 MHz
Fast Output Disable Feature
Excellent Video Specifications
(RL = 150 O):
Gain Flatness of 0.1 dB to 50 MHz
0.01% Differential Gain Error
0.01° Differential Phase Error
“All Hostile“ Crosstalk
–80 dB @ 10 MHz
–50 dB @ 100 MHz
Low Cost

AD8074 Datasheet and Application Notes
AD8074/AD8075: 500 MHz, G=+1 and +2 Triple Video Buffers with Disable Data Sheet

Parameter Value
Supply Voltage 9 to 11
Bandwidth 600MHz
Gain 0dB
Slew Rate 1.6kV/µs
Noise 19.5nV/rtHz
Vos 2.5mV
Bias Current 5µA
Supply Current 30mA
Temp Range -40 to +85 Deg C
Package SOP
Products related to AD8074
AD8075ARU AD8075-EVAL AD8074-EVAL AD8075
AD8074ARU

AD8075 AD8074

VP520

Posted in Video Converters on July 26th, 2005

VP520 Description
PAL/NTSC to CIF/QCIF Converter
VP520 Vendor
Zarlink Semiconductor
VP520 Categories
Video Converters

VP520 Features
Lower Power, pin compatible replacement for VP520
Converts CCIR601 luminance and chrominance to CIF or QCIF resolution, and vice versa, using a 27MHz system clock
Luminance and chrominance channels have their own sets of horizontal and vertical filters with on chip line stores
Each filter set may be configured to either decimate or interpolate
NTSC line insertion or removal mode
Produces/expects CIF/QCIF data in macroblock format
120 Pin QFP Package

VP520 Description
The VP520S is designed to convert 16 bit multiplexed luminance and chrominance data between CCIR601 and CIF/QCIF resolutions. Vertical and horizontal FIR filters are provided, with the vertical filters supported by on chip line stores. The coefficients used by the filters are user definable, and are down loaded from an independent host data bus. An internal address generator supports an external DRAM frame store, and also provides line to macroblock conversion.
VP520 Datasheet and Application Notes
VP520 Datasheet

VP520



Free Co-op Advertising Exchange Network
MPAA - Pizza delivery - Loans - Loans - Myspace Layout